

89038  
CITED BY APPLICANT



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) Publication number : **0 402 850 B1**

(12)

## EUROPEAN PATENT SPECIFICATION

(45) Date of publication of patent specification :  
**18.01.95 Bulletin 95/03**

(51) Int. Cl.<sup>6</sup> : **G09G 3/36**

(21) Application number : **90111086.6**

(22) Date of filing : **12.06.90**

(54) **Dot-matrix display apparatus.**

(30) Priority : **12.06.89 JP 148991/89**

(43) Date of publication of application :  
**19.12.90 Bulletin 90/51**

(45) Publication of the grant of the patent :  
**18.01.95 Bulletin 95/03**

(84) Designated Contracting States :  
**DE FR GB**

(56) References cited :  
EP-A- 0 241 562  
EP-A- 0 274 942  
EP-A- 0 287 055  
GB-A- 2 138 615  
**MOLECULAR CRYSTALS & LIQUID CRYSTALS**, vol. 139, nos. 1-2, 1986, pages 81-101, Montreux, CH, E. KANEKO: "Directly addressed matrix LCD panel with high information content"

(73) Proprietor : **KABUSHIKI KAISHA TOSHIBA**  
**72, Horikawa-cho**  
**Salwai-ku**  
**Kawasaki-shi Kanagawa-ken Tokyo (JP)**

(72) Inventor : **Munetsugu, Eiichi, C/o Intellectual Property Div.**  
**K.K. Toshiba,**  
**1-1 Shibaura 1 -chome**  
**Minato-ku, Tokyo 105 (JP)**

(74) Representative : **Lehn, Werner, Dipl.-Ing. et al**  
**Hoffmann, Eide & Partner,**  
**Patentanwälte,**  
**Postfach 81 04 20**  
**D-81904 München (DE)**

EP 0 402 850 B1

Note : Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European patent convention).

## Description

The present invention relates to a dot-matrix liquid crystal display apparatus, and more particularly, to a drive circuit for driving a liquid-crystal display panel, thereby to display characters and images in the form of dot-matrix patterns.

Conventional liquid-crystal display panels for displaying characters in the form of dot-matrix patterns having a sealed panel composed of a front glass plate and a back glass plate which oppose each other, across a narrow space filled with liquid crystal. A number of strip-shaped column electrodes are arranged parallel to one another on the inner surface of the front glass plate, and a number of strip-shaped row electrodes are arranged parallel to one another and at right angles to the column electrodes, on the inner surface of the back glass plate, in rows and columns, on the inner surface of the front glass plate. Those portions of the liquid crystal, which are located at the intersections of the column electrodes and the row electrodes function as pixels. Hence, the pixels are arranged in a matrix pattern, that is, in rows and columns, see also EP-A-0 287 055 and EP-A-0 241 562.

Fig. 8 shows a conventional dot-matrix liquid crystal display apparatus having a typical structure. The display apparatus has a liquid-crystal display panel 60 filled with liquid crystal and having a number of column electrodes 611 to 61n extending in the vertical direction, and a number of row electrodes 621 to 62m extending in the horizontal direction and, hence, at the right angle to the column electrodes 611 to 61n. Those portions of the liquid crystal which are located at the intersections of the column electrodes 611 to 61n and the row electrodes 621 to 62m function as pixels. Needless to say, the pixels are arranged in a matrix pattern, that is, in rows and columns.

A pair of tape-automated bonding (TAB) films 631 and 632 are secured to the upper edge of the display panel 60. Semiconductor LSI chips 641 and 642, both designed for use in liquid crystal display devices, are mounted on these TAB films 631 and 632, respectively. Either LSI chip has output terminals which are connected to the column electrodes 611 to 61n by wires P1 to Pn arranged on the TAB films. Hence, drive signals can be supplied from the output terminals to the column electrodes 611 to 612. The LSI chips 641 and 642 can store the display data supplied from an external source and can convert the data into signals for driving the pixels.

Let us assume that there are used 24 column electrodes. In this case, the LSI chip 641 outputs 12 pixel data items for the first twelve of the 24 pixels forming one display line, to the first twelve of the 24 column electrodes which are located on the left-half part of the display screen. And, the LSI chip 642 outputs 12 pixel data items for the remaining twelve pixels

forming the display line, to the remaining twelve column electrodes which are located on the right part of the display screen.

As is shown in Fig. 8, the liquid crystal display apparatus further comprises a liquid-crystal drive circuit 65. This circuit 65 is designed to supply time-division drive signals having different phases to the row electrodes 621 to 62m, such that a different potential corresponding to the voltage of the drive signal supplied to each row electrode is applied to the pixels defined by this row electrode and the column electrodes 611 to 61n.

Since the wires P1 to Pn connected to the column electrodes 611 to 61n are arranged on the TAB film 631 and 632, both secured to the upper edge of the display panel 60, the pitch at which they are placed is inevitably short. Obviously, the more column electrodes, arranged horizontally to display higher-quality images, the shorter the pitch, the higher the manufacture cost of the apparatus, and the lower the reliability thereof.

This problem is solved by the conventional system illustrated in Fig. 9. As is shown in Fig. 9, the system has a display panel 60 which is identical to that one shown in Fig. 8. TAB films 631 and 632, on which LSI chips 641 and 642 are mounted, are secured to the upper and lower edges of a display panel 60, respectively. Signals are supplied from the LSI chip 641 to the odd-numbered column electrodes arranged on the panel 60, whereas signals are supplied from the LSI chip 642 to the even-numbered column electrodes. The wires connected to either LSI chip are, thus, arranged at a relatively long pitch.

The system shown in Fig. 9 has data switching circuit 66 and a CPU (not shown). The circuit 66 receives dot-matrix display data items from an external source. Under the control of the CPU, the circuit 66 distributes the data items, alternately to the LSI chip 641 and the LSI chip 642. This distribution of data items should be performed at high speed, and the CPU cannot control the switching circuit 66 appropriately unless it is a high-performance CPU.

The primary object of the invention is to provide a dot-matrix format liquid crystal display apparatus, which features simplified structure of the display panel, and the display-panel drive circuit irrespective of the increased number of pixels and the accelerated display control speed. In particular, the liquid crystal display apparatus embodied by the invention smoothly displays liquid crystal character or image pattern without causing CPU to sustain unnecessary burden in its data-display control capability.

Another object of the invention is to provide integrated circuits for driving liquid-crystal display panel, which are respectively capable of distributing pixel data items to each column electrodes of the display panel by characteristically minimizing burden of CPU in controlling data switching operation.

A still another object of the invention is to provide a dot-matrix liquid crystal display apparatus, which can fully satisfy the need for processing the increased pixels at an extremely fast speed.

The present invention relates to a dot-matrix display apparatus which includes a liquid-crystal display panel. The display panel has a number of column electrodes defining columns of pixels which extend in a first direction; a number of row electrodes defining rows of pixels which extend in a second direction intersecting with the first direction; and the first and second display drive integrated circuits which are installed on both sides of the liquid crystal display panel in the first direction, where the first and second display drive integrated circuits respectively distribute pixel data items to those column electrodes disposed in odd positions and those column electrodes in the even positions. The first and second display drive integrated circuits respectively receive display data in parallel with each other and then select the odd pixel data items and the even pixel data items from the received display data.

Therefore, according to the liquid crystal display apparatus featuring the above structure, the first and second display drive integrated circuits respectively select only specific pixel data items needed for either of them at a fast speed from the received display data composed of continuous pixel data items, and yet, there is no need of performing switching operation in correspondence with the oddness and the evenness of pixel data items being transmitted at a fast speed. As a result, the dot-matrix liquid crystal display apparatus embodied by the invention can fully process displayable data at an accelerated speed. Furthermore, the liquid crystal display apparatus embodied by the invention can securely process the increased number of displayable pixels.

This invention can be more fully understood from the following detailed description when taken in conjunction with the accompanying drawings, in which:

Fig. 1 illustrates the structure of the first embodiment of the dot-matrix liquid crystal display apparatus of the invention according to the front view; Fig. 2 illustrates the first embodiment of the display drive integrated circuits of the liquid crystal apparatus of the invention;

Fig. 3 illustrates the second embodiment of the display drive integrated circuits related to the invention;

Fig. 4 illustrates the third embodiment of the display drive integrated circuits related to the invention;

Fig. 5 illustrates the detailed block diagram of the control circuit composing the display drive integrated circuits shown in Fig. 4;

Fig. 6 illustrates timing-chart of the functional operation of the display drive integrated circuits;

Fig. 7 illustrates the structure of the second em-

bodiment of the dot-matrix liquid crystal display apparatus of the invention according to the front view; and

Figs. 8 and 9 respectively illustrate the first and second examples of conventional liquid crystal apparatus.

The reference numeral 10 shown in Fig. 1 designates an embodiment of dot-matrix liquid crystal display panel of the invention. Although not being shown in detail, the liquid crystal display panel 10 is composed of a pair of glass plates, which are opposite from each other across narrow clearance and a panel-shape sealing container which envelops external edges of these transparent substrates. The sealing container is filled with liquid crystal. A certain number of strip-shaped column electrodes 111 to 11n are arranged parallel to first (horizontal) direction on the inner surface of one of glass plate. A certain number of strip-shaped row electrodes 121 to 12m are arranged parallel to second (vertical) direction on the inner surface of another glass plate. Differential potential between the column and row electrodes can selectively be set to those portions where these column electrodes 111 to 11n and row electrodes 121 to 12m cross each other, so that displayable pixels can be produced at respective crossing positions by controlling crystal lines of liquid crystals in the crossing positions. A polaroid sheet is set in opposition from the display surface of the panel-shape sealing container.

More particularly, the center of the display panel 10 allowing the column electrodes 111 to 11n and the row electrodes 121 to 12m to cross each other substantially composes display portion 13. Wiring portions 141 and 142 are formed on the extended portions from the upper and bottom sides of the display portion 13. Electrode terminals 151 and 152 are formed by extending themselves to the upper and bottom sides of the display portion 13 beyond the wiring portions 141 and 142. Wires extended from the odd column electrodes 111, 113, ..., 11n-1, and even-column electrodes 112, 114, ..., 11n, are set to the wiring portions 141 and 142. Output terminals connected to these wires are provided for the electrode terminals 151 and 152.

The first and second TAB films 161 and 162 are secured to the edges (where the electrode terminals 151 and 152 are installed) of the display panel 10. These TAB films 161 and 162 respectively mount the first and second integrated circuits 171 and 172, which are respectively composed of semiconductor LSI chips for controlling the display drive operation.

The odd-numbered column electrodes 111, 113, ..., 11n-1 of the first display drive integrated circuit 171 are respectively provided with output terminals, which externally output pixel data items. The even-numbered column electrodes 112, 114, ..., 11n of the second display drive integrated circuit 172 are respectively provided with output terminals which ex-

ternally output pixel data items.

The first and second TAB films 161 and 162 mounting the first and second display drive integrated circuits 171 and 172 are respectively provided with wires P1, P3, ... Pn-1, P2, P4, ... Pn by printing means. Pixel signals output from the first and second display drive integrated circuits 171 and 172 are distributed to the odd-numbered column electrodes 111, 113, ... 11n-1 and the even-numbered column electrodes 112, 114, 11n, of the display panel 10 through the electrode terminals 151 and 152 and the wired portions 142 and 144.

The first and second display drive integrated circuits 171 and 172 respectively receive dot-matrix display data PC from external source in parallel with each other. The dot-matrix display data PC is composed of digital pixel data items corresponding to each pixel aligned in the horizontal direction. These digital pixel data items are aligned in order of pixels, and yet, each pixel corresponds to the column electrodes 111 to 11n.

The first and second display drive integrated circuits 171 and 172 are respectively composed of odd/even-numbered selection means, which selects pixel data items corresponding to the odd-numbered pixels and the even-numbered pixels from the input display data PC, and pixel drive signal output means which converts the pixels selected by the selection means into pixel drive signals to be delivered to each column electrode and then outputs these signals.

Concretely, the first display drive integrated circuit 171 selects pixel data items corresponding to the odd-numbered pixels from the display data received from external source, and then converts the selected pixel data items into pixel drive signals before delivering these signals to the odd-numbered column electrodes 111, 113, ..., 11n-1 in series. The second display drive integrated circuit 172 selects pixel data items corresponding to the even-numbered pixels from the display data received from external source, and then converts the selected pixel data items into pixel drive signals before delivering these signals to the even-numbered column electrodes 112, 114, ..., 11n, in parallel with each other.

More particularly, the liquid crystal display apparatus embodied by the invention feeds identical input display data to the first and second display drive integrated circuits 171 and 172. Both the first and second display drive integrated circuits 171 and 172 select only the odd-numbered or even-numbered pixel data items from the input display data at an extremely fast speed. In other words, these display drive integrated circuits 171 and 172 respectively discard unnecessary pixel data items. As a result of the introduction of these display drive integrated circuits executing the above signal processing operation, the liquid crystal display apparatus embodied by the invention dispenses with the conventional data-switching cir-

cuit 66 (shown in Fig. 9) which obliges CPU to control alternate switching of pixel data items. By eliminating these unnecessary processes, the liquid crystal display apparatus embodied by the invention can securely accelerate the display.

The first and second display drive integrated circuits 171 and 172 are respectively mounted on the TAB films 161 and 162. Wires P1, P3, ... Pn-1, and P2, P4, ... Pn installed to these TAB films 161 and 162 are respectively connected to terminal wires of the terminals 151 and 152 of the display panel 10. When assembling these elements, since these wires are solely connected to the odd-numbered and even-numbered elements, wiring pitch can securely be extended. This in turn facilitates the assembly operation and promotes the reliability. Furthermore, wiring process for the wiring portions 141 and 142 of the display panel 10 can easily and linearly be executed within the shortest distance. This diminishes the area of the wiring portions 141 and 142 of the display panel 10, and as a result, total area of the display portion 13 can easily be expanded.

Those row electrodes 121 to 12m provided for the display panel 10 are respectively connected to liquid-crystal drive circuit 18, which sequentially distributes drive signals having different phases to each of these row electrodes 121 to 12m.

A variety of structures can be taken into consideration for the first and second display drive integrated circuits 171 and 172 distributing pixel data signals to a number of column electrodes 111 to 11n. For example, each of these display drive integrated circuits may be provided with RAM storing display data or a shift register accumulating display data.

Fig. 2 illustrates a concrete structure of the first display drive integrated circuit 171. The second display drive integrated circuit 172 is also provided with the identical structure. The first display drive integrated circuit 171 incorporates RAM 30, which writes pixel data items for composing display data. Address decoder 31 specifies the writing address for the RAM 30. Address counter 32 delivers address signal to the address decoder 31, whereas the address counter 32 receives address data from interface circuit 33. CPU (which is not shown, but provided outside of the first display drive integrated circuit) delivers the writing data and the address data to the interface circuit 33. The writing data is composed of continuous pixel data items which compose display data of the dot-matrix display apparatus. These pixel data items (composing write display data) delivered to the interface circuit 33 are then transmitted to the RAM 30 as the writing data.

The interface circuit 33 and the address counter 32 are controlled by a control circuit 34. The control circuit 34 selects those pixel data items corresponding to the odd-numbered pixels from the continuous pixel data items composing display data to be deliv-

ered to the interface circuit 33, and then the control circuit 34 delivers the selected pixel data items to the RAM 30 as the writing data. With the delivery of pixel data items to the RAM 30, the control circuit 34 also delivers address signals to the address counter 32. Odd or even data selection means is composed of this data-writing control means.

The even pixel data items are output from the interface circuit 33 of the second display drive integrated circuit 172, so that this data can be written into the RAM 30. Either the odd-numbered or the even-numbered pixel data items selected by this data-selection means is written into the RAM 30. The group of those pixel data items are read out of the RAM 30 en bloc as one-pixel line unit in the horizontal direction of the display panel 10 before being stored in latch circuit 35. Next, pixel data items corresponding to either the odd-numbered or the even-numbered pixels of the one-pixel line stored in the latch circuit 35 is then delivered to display drive circuit 36, which then distributes these data to those column electrodes corresponding to respective pixel data items.

Fig. 3 illustrates the second example of the concrete structure of controller which writes data into the RAM 30. For explanatory purpose, it is assumed that there are 8 of pixels in the horizontal direction. The controller feeds data corresponding to 4 pixels to the RAM 30 for writing.

Eight-bit display data DB0 to DB7 are delivered to the controller in correspondence with 8 pixels. These input display data are delivered to latch circuit 41. Simultaneously, these data functioning as instruction data are also delivered to latch circuit 42. AND circuit 43 receives register select RS signal functioning as gate signal. The AND circuit 43 delivers enable signal E functioning as latch instruction signal to the latch circuit 41. Another AND circuit 44 in receipt of the enable signal delivers the latch instruction signal to the latch circuit 42. The AND circuit 44 receives the register select signal RS (functioning as gate signal) via inverter 45. The latch circuit 41 latches the enable 8-bit display data in correspondence with the register select signal RS. The latch circuit 42 latches the 8-bit instruction signal when the register select signal low level.

The enable 8-bit display data latched by the latch circuit 41 are respectively delivered to AND circuits 460 to 467. Those AND circuits 460, 462, 464, and 466, disposed in the odd positions respectively feed gate signals after causing inverter 47 to invert Even/Odd ( $E/\bar{O}$ ) signal for selecting either the odd-numbered or the even-numbered positions. Those AND circuits 461, 463, 465, and 467, disposed in the even-numbered positions respectively feed the  $E/\bar{O}$  signal as the gate signal. In consequence, when the  $E/\bar{O}$  signal is low level (L), those AND circuits disposed in the odd-numbered positions respectively output odd-bit signals. On the other hand, when the

$E/\bar{O}$  signal is high level (H), those AND circuits disposed in the even-numbered positions respectively output even-bit signals. Either the odd-bit signals or the even-bit signals are delivered to the RAM 30 via OR circuits 480 to 483 as the writing signal.

Those gate circuits mentioned above respectively executes specific function corresponding to that of the control circuit 34 shown in Fig. 2.

The data latched by the latch circuit 42 is delivered to instruction decoder 49 and address counter 32 which then delivers address data to the address counter 32 is set by SET signal from the latch circuit 42. The instruction decoder 49 outputs write instruction to the RAM 30. In other words, the latch circuits 41 and 42 and the instruction decoder 49 respectively perform specific functions corresponding to that of the interface circuit 33 shown in Fig. 2.

Concretely, referring to the first and second display drive integrated circuits 171 and 172 incorporating data-writing controller featuring the structure mentioned above, the first integrated circuit 171 selecting display data corresponding to the odd-numbered pixels, and the second integrated circuit 172 selecting display data corresponding to the even-numbered pixels can be provided with the structure identical to each other. The first integrated circuit 171 sets the  $E/\bar{O}$  signal so that it can remain low level, when selecting the odd-numbered display data. The second integrated circuit 172 sets the  $E/\bar{O}$  signal so that it can remain high level, when selecting the even-numbered display data.

Fig. 4 illustrates another embodiment of the first and second integrated circuits 171 and 172, in which shift register 50 is additionally provided. The shift register 50 receives display data composed of continuous pixel data items. Based on shift clock signal  $SCP'$  delivered from control circuit 51, data is written into the shift register 50, and then shift control is executed. Using latch pulse LP, latch circuit 52 latches the pixel data items written in the shift register 50, and then the latched pixels data items are delivered to display drive circuit 53. Display drive signal output from the display drive circuit 53 is distributed to the odd-numbered or the even-numbered column electrodes. Synchronous with the fall of the latch pulse LP, the latch circuit 52 reads the pixel data items from the shift register 50 before latching them.

Fig. 5 illustrates the structure of the control circuit 51 incorporating flip flop 511. The flip flop 511 receives shift-clock pulse  $SCP$  and latch pulse LP which functions for synchronous.

Concretely, when the latch pulse LP is delivered to the flip flop 511 in correspondence with the shift clock pulse  $SCP$  shown in Fig. 6, pulse  $\bar{Q}$  output from the flip flop 511 substantially becomes a pulse signal having cycle to times the shift clock pulse  $SCP$ . The pulse signal from the flip flop 511 is eventually output as the output pulse  $SCP'$  via gate-circuit group 512.

While the above processes are underway, in correspondence with the level of the  $E/\bar{O}$  signal delivered to the gate circuit group 512 and synchronous with either the odd-numbered pixel data items or the even-numbered pixel data items, output pulse SCP's is generated.

The liquid crystal display apparatus shown in the above embodiment allows the drive circuit 18 to deliver time-division drive signals to the row electrodes 121 to 12m, and also allows specific circuits other than the first and second integrated circuits 171 and 172 to control the row electrodes 121 to 12m. Nevertheless, the invention also allows the first integrated circuit 171 and/or the second integrated circuit 172 to incorporate specific functions to generate time-division signals for controlling the row electrodes 121 to 12m.

The foregoing embodiment sets a pair of display drive integrated circuits to the opposite sides of the display panel 10, and divides several number of column electrodes into the odd-numbered and even-numbered positions so that either of these odd-numbered and even-numbered column electrodes can be driven by one of those opposite integrated circuits.

Nevertheless, if manufacture tries to expand the display screen and thicken the density of pixels of the dot-matrix liquid crystal display, the number of the column and row electrodes unavoidably increases. To solve this problem, it is suggested that the number of the integrated circuits set to one-side of the display panel 10 be increased. For example, as shown in Fig. 9, a pair of integrated circuits 173 and 174 are installed in order to deliver display drive signals to the odd-numbered column electrodes. At the same time, the odd-numbered column electrodes are separately disposed to the left and to the right of the drawing so that the integrated circuits 173 and 174 can respectively take care of the divided range. When implementing this, another pair of integrated circuits 175 and 176 respectively generate display drive signals for delivery to the even-numbered column electrodes.

The above embodiment has merely shown a liquid crystal display panel typical of a dot-matrix display panel. Nevertheless, the display panel is not merely confined to the one which allows liquid crystal to display pixels, but the invention is also effectively applicable to such a dot-matrix display apparatus which displays pixels by means of discharge for example.

#### Claims

1. A dot-matrix display apparatus comprising:
  - a display panel (10) having a number of column electrodes (111 to 11n) defining columns of pixels extending in a first direction, and a number of row electrodes (121 to 12m) defining rows

of pixels extending in a second direction intersecting with the first direction; a first integrated circuit (71) for supplying odd-numbered pixel data items to the odd-numbered ones of said column electrodes; and a second integrated circuit (72) for supplying even-numbered pixel data items to the even-numbered ones of said column electrodes, said display apparatus characterized in that

said first and second integrated circuits receive serial display data consisting of pixel data items corresponding to all of the pixels arranged in the first direction, and have data selecting means (33, 34); said data selecting means in said first integrated circuit selecting either only the odd-numbered or only the even-numbered pixel data items; and said data selecting means in the second integrated circuit selecting only the pixel data of the opposite parity and then delivering said selected pixel data items to the appropriate column electrodes located in odd-numbered positions or even-numbered positions.

2. The apparatus according to claim 1, characterized in that the serial display data received by said first integrated circuit (171) and the serial display data received by said second integrated circuit (172) are identical and supplied at the same time to said first and second integrated circuits.
3. The apparatus according to claim 1, characterized in that said first and second integrated circuits (171, 172) are mounted on a first insulative film (161) and a second insulative film (162), respectively, said first and second insulative films secured to the side edges of said display panel (10), respectively, which are positioned apart in the first direction, wires (P1, P3 - Pn-1) of a first set are arranged on said first insulative film and connect said first integrated circuit to said odd-numbered column electrodes (111, 113 - 11n-1), and wires (P2, P4 - Pn) of a second set are arranged on said second insulative film and connect said second integrated circuit to said even-numbered column electrodes (112, 114 - 11n).
4. The apparatus according to claim 1, characterized in that said first integrated circuit (171) comprises selection means (33, 34) for selecting the odd-numbered pixel data items from the display data; and pixel-driving signal distributing means (36) for sequentially distributing the odd-numbered pixel data items selected by the selection means, to said odd-numbered column electrodes (111, 113 - 11n-1) as pixel-driving signals.

5. The apparatus according to claim 1, characterized in that said second integrated circuit (172) comprises selection means (33, 34) for selecting the even-numbered pixel data items from the display data, and pixel-driving signal distributing means (36) for sequentially distributing the even-numbered pixel data items selected by the selection means, to said even-numbered column electrodes (122, 124 - 12n) as pixel-driving signals. 5
6. The apparatus according to claim 4 or 5, characterized in that said pixel-driving signal selection means comprises an interface circuit (33) for selecting either the odd-numbered pixel data items or the even-numbered pixel data items, and memory means (30) for sequentially storing the pixel data items output from the interface circuit, at address locations corresponding to the positions of said odd-numbered column electrodes or said even-numbered column electrodes. 10
7. The apparatus according to claim 6, characterized in that said interface circuit (33) includes an address signal generator (49) for generating address signals corresponding to either the odd-numbered pixel data items or the even-numbered pixel data items, and an address counter (32) for supplying address data to said memory means (30) in accordance with the address signals generated by the address signal generator. 25
8. The apparatus according to claim 6, further comprising data-latching (41) means for simultaneously latching the pixel data items corresponding to either said odd-numbered column electrodes or said even-numbered column electrodes, and for simultaneously supplying the pixel data items to said odd-numbered column electrodes (111, 113 - 11n) or said even-numbered column electrodes (112, 114 - 11n). 30
9. The apparatus according to claim 1, which further comprises memory means (30), and in which said first integrated circuit (171) comprises a latch circuit (41) for latching display data consisting of bits corresponding to said pixels, a number of two-input AND circuits (460 - 467) for receiving the bits, respectively, at one input, gate signals are supplied to the other inputs of odd-numbered ones of said two-input AND circuits, whereby the odd-numbered AND circuits output bits, and the bits output from the odd-numbered AND circuit are written as display data into said memory means. 35
10. The apparatus according to claim 1, which fur-

ther comprises memory means (30), and in which said second integrated circuit (172) comprises a latch circuit (460 - 467) for latching display data consisting of bits corresponding to said pixels, a number of two-input AND circuits for receiving the bits, respectively, at one input, gate signals are supplied to the other inputs of even-numbered ones of said two-input AND circuits, whereby the even-numbered AND circuits output bits, and the bits output from the even-numbered AND circuit are written as display data into said memory means. 40

11. The apparatus according to claim 1, characterized in that either integrated circuit (171, 172) comprises a shift register (50) for sequentially receiving pixel data items corresponding to said column electrodes, (111 - 11n) and control means (51) for selecting odd-numbered or even-numbered ones of shift clock pulses corresponding to said pixel data items and supplying the selected shift clock pulses to said shift register, whereby the pixel data items stored at odd-numbered or even-numbered digits of said shift are simultaneously read out and distributed to the odd-numbered column electrodes or the even-numbered column electrodes. 45
12. The apparatus according to claim 11, characterized in that said control means (51) has frequency-dividing means (511) for frequency-dividing shift clock pulses synchronous with said pixel data items, thereby generating pulses, and a group of gate circuits for receiving the pulses generated by said frequency-dividing means and outputting shift clock pulses corresponding to the odd-numbered pixels and also shift clock pulses corresponding to the even-numbered pixels, in accordance with an odd/even selecting signal. 50
13. The apparatus according to claim 1, characterized in that said display panel (10) is a liquid-crystal display panel. 55

#### Patentansprüche

1. Punktmatrix-Anzeigevorrichtung mit einer Anzeigetafel (10) mit einer Anzahl von Spaltenelektroden (111 bis 11n) zum Definieren von Spalten von Pixeln, die sich in einer ersten Richtung erstrecken, und einer Anzahl von Reihenelektroden (121 bis 12m) zum Definieren von Reihen von Pixeln, die sich in einer zweiten Richtung erstrecken, welche die erste Richtung schneidet; einer ersten integrierten Schaltung (71) zum Zuführen ungeradzahlgiger Pixelwerte an die ungeradzahlgigen der Spaltenelek-

troden; und einer zweiten integrierten Schaltung (72) zum Zuführen geradzahliger Pixeldatenwerte an die geradzahligen der Spaltenelektroden, wobei die Anzeigevorrichtung dadurch **gekennzeichnet** ist, daß die ersten und zweiten integrierten Schaltungen serielle Anzeigedaten bestehend aus Pixeldatenwerten entsprechend aller der Pixel, die in der ersten Richtung angeordnet sind, empfangen und eine Datenauswahleinrichtung (33, 34) haben; wobei die Datenauswahleinrichtung in der ersten integrierten Schaltung entweder nur die ungeradzahligen oder nur die geradzahligen Pixeldatenwerte auswählt, und die Datenauswahleinrichtung in der zweiten integrierten Schaltung nur die Pixeldaten der entgegengesetzten Parität auswählt und dann ausgewählte Pixeldatenwerte ausliefert an die geeigneten Spaltenelektroden, die angesiedelt sind in den ungeradzahligen Positionen oder den geradzahligen Positionen.

2. Vorrichtung nach Anspruch 1, dadurch **gekennzeichnet**, daß die seriellen Anzeigedaten, die empfangen werden durch die erste integrierte Schaltung (171) und die seriellen Anzeigedaten, die empfangen werden durch die zweite integrierte Schaltung (172), identisch sind und zugeführt werden zur selben Zeit an die erste und zweite integrierte Schaltung.
3. Vorrichtung nach Anspruch 1, dadurch **gekennzeichnet**, daß die erste und zweite integrierte Schaltung (171, 172) angebracht sind auf einem ersten isolierenden Film (161) und einem zweiten isolierenden Film (162), wobei die ersten und zweiten isolierenden Filme angebracht sind an die Seitenränder der Anzeigetafel (10), welche positioniert sind abgelegt in der ersten Richtung, Drähte (P1, P3 bis Pn-1) eines ersten Satzes angeordnet sind auf dem ersten isolierenden Film und die erste integrierte Schaltung mit den ungeradzahligen Spaltenelektroden (111, 113 bis 11n-1) verbinden, und Drähte (P2, P4 bis Pn) eines zweiten Satzes angeordnet sind auf dem zweiten isolierenden Film und die zweite integrierte Schaltung mit den geradzahligen Spaltenelektroden (112, 114 bis 11n) verbinden.
4. Vorrichtung nach Anspruch 1, dadurch **gekennzeichnet**, daß die erste integrierte Schaltung (171) eine Auswahleinrichtung (33, 34) umfaßt zum Auswählen der ungeradzahligen Pixeldatenwerte von den Anzeigedaten, und eine Pixelantriebssignal-Verteilungseinrichtung (36) zum sequentiellen Verteilen der ungeradzahligen Pixeldatenwerte, die ausgewählt sind durch die Auswahleinrichtung, an die unge-

radzahligen Spaltenelektroden (111, 113 bis 11n-1) als Pixelantriebssignale.

5. Vorrichtung nach Anspruch 1, dadurch **gekennzeichnet**, daß die zweite integrierte Schaltung (172) eine Auswahleinrichtung umfaßt (33, 34) zum Auswählen der geradzahligen Pixeldatenwerte von den Anzeigedaten und eine Pixelantriebssignal-Verteilungseinrichtung (36) zum sequentiellen Verteilen der geradzahligen Pixeldatenwerte, die durch die Auswahleinrichtung ausgewählt sind, an geradzahlige Spaltenelektroden (122, 124, bis 12n) als Pixelantriebssignale.
6. Vorrichtung nach Anspruch 4 oder 5, dadurch **gekennzeichnet**, daß die Pixelantriebssignal-Auswahleinrichtung eine Schnittstellenschaltung (33) umfaßt zum Auswählen von entweder den ungeradzahligen Pixeldatenwerten oder den geradzahligen Pixeldatenwerten, und eine Speichereinrichtung (30) zum sequentiellen Speichern der Pixeldatenwerte, die von der Schnittstellenschaltung ausgegeben sind, an Adressorten entsprechend den Positionen der ungeradzahligen Spaltenelektroden oder der geradzahligen Spaltenelektroden.
7. Vorrichtung nach Anspruch 6, dadurch **gekennzeichnet**, daß die Schnittstellenschaltung (33) einen Adresssignalgenerator (49) beinhaltet zum Erzeugen von Adresssignalen entsprechend entweder den ungeradzahligen Pixeldatenwerten oder den geradzahligen Pixeldatenwerten, und einen Adresszähler (32) zum Zuführen von Adressdaten an die Speichereinrichtung (30) in Übereinstimmung mit den Adresssignalen, die durch den Adresssignalgenerator erzeugt sind.
8. Vorrichtung nach Anspruch 6, **gekennzeichnet** durch eine Datenhalteeinrichtung (41) zum gleichzeitigen Halten der Pixeldatenwerte entsprechend entweder den ungeradzahligen Spaltenelektroden oder den geradzahligen Spaltenelektroden, und zum gleichzeitigen Zuführen der Pixeldatenwerte an die ungeradzahligen Spaltenelektroden (111, 113 bis 11n) oder die geradzahligen Spaltenelektroden (112, 114 bis 11n).
9. Vorrichtung nach Anspruch 1, **gekennzeichnet** durch eine Speichereinrichtung (30), wobei die erste integrierte Schaltung (171) eine Halteschaltung (41) umfaßt zum Halten von Anzeigedaten bestehend aus Bits entsprechend den Pixeln, eine Anzahl von Zwei-Eingangs-UND-Schaltungen (460 bis 467) zum Empfangen der Bits, jeweils an einem Eingang, Gattersignale

zugeführt werden an die anderen Eingänge der ungeradzahigen der Zwei-Eingangs-UND-Schaltungen, wodurch die ungeradzahigen UND-Schaltungen Bits ausgeben und die von den ungeradzahigen UND-Schaltungen ausgegebenen Bits geschrieben werden als Anzeigedaten in die Speichereinrichtung.

10. Vorrichtung nach Anspruch 1, gekennzeichnet durch eine Speichereinrichtung (30), wobei die zweite integrierte Schaltung (32) eine Halteschaltung (460 bis 467) umfaßt zum Halten von Anzeigedaten bestehend aus Bits entsprechend den Pixeln, eine Anzahl von Zwei-Eingangs-UND-Schaltungen zum Empfangen der Bits jeweils an einem Eingang, Gattersignale zugeführt werden an die anderen Eingänge der ungeradzahigen der Zwei-Eingangs-UND-Schaltungen, wodurch die ungeradzahigen UND-Schaltungen Bits ausgeben; und die von der ungeradzahigen UND-Schaltung ausgegebenen Bits geschrieben werden als Anzeigedaten in die Speichereinrichtung.

11. Vorrichtung nach Anspruch 1, dadurch gekennzeichnet, daß eine integrierte Schaltung (171, 172) ein Schieberegister (50) umfaßt zum sequentiellen Empfangen von Pixeldatenwerten entsprechend den Spaltenelektroden (111 bis 11n) und eine Steuereinrichtung (51) zum Auswählen der ungeradzahigen oder geradzahigen von Verschiebezeitaktimpulsen entsprechend den Pixeldatenwerten und Zuführen der ausgewählten Verschiebezeitaktimpulse an das Schieberegister, wobei die Pixeldatenwerte, die gespeichert sind an ungeradzahigen oder geradzahigen Ziffern des Schieberegisters, gleichzeitig ausgelesen werden und verteilt werden an die ungeradzahigen Spaltenelektroden oder die geradzahigen Spaltenelektroden.

12. Vorrichtung nach Anspruch 11, dadurch gekennzeichnet, daß die Steuereinrichtung (51) eine Frequenzteilereinrichtung (511) hat, zum Frequenzteilen von Verschiebezeitaktimpulsen synchron mit Pixeldatenwerten, um dadurch Impulse zu erzeugen, und eine Gruppe von Gatterschaltungen zum Empfangen der Impulse, die durch die Frequenzteilereinrichtung erzeugt werden und zum Ausgeben von Verschiebezeitaktimpulsen entsprechend der ungeradzahigen Pixel und ebenfalls Verschiebezeitaktimpulsen entsprechend der geradzahigen Pixel entsprechend mit einem Ungeradzahlig-/Geradzahlig-Auswahlsignal.

13. Vorrichtung nach Anspruch 1, dadurch gekennzeichnet, daß die Anzeigetafel

(10) eine Flüssigkristall-Anzeigetafel ist.

## Revendications

1. Appareil d'affichage à matrice à points comprenant :

un panneau d'affichage (10) ayant un nombre d'électrodes de colonne (111 à 11n) définissant des colonnes de pixels s'étendant dans une première direction, et un nombre d'électrodes de rangée (121 à 12m) définissant des rangées de pixels s'étendant dans une seconde direction coupant la première direction ; un premier circuit intégré (71) pour fournir des éléments de données de pixel numérotés impairs à celles numérotées impaires desdites électrodes de colonne; et un second circuit intégré (72) pour fournir des éléments de données de pixel numérotés pairs à celles numérotées paires desdites électrodes de colonne, ledit appareil d'affichage étant caractérisé en ce que

lesdits premier et second circuits intégrés reçoivent des données d'affichage en série se composant d'éléments de données de pixel correspondant à tous les pixels disposés dans la première direction, et ont des dispositifs de sélection de données (33, 34) ; lesdits dispositifs de sélection de données dans ledit premier circuit intégré sélectionnant les éléments de données de pixel soit seulement numérotés impairs soit seulement numérotés pairs, et ledit dispositif de sélection de données dans le second circuit intégré sélectionnant seulement les données de pixels de parité opposée et délivrant ensuite lesdits éléments de données de pixel sélectionnés aux électrodes de colonne appropriées situées dans des positions numérotées impaires ou des positions numérotées paires.

2. Appareil selon la revendication 1, caractérisé en ce que les données d'affichage en série reçues par ledit premier circuit intégré (171) et les données d'affichage en série reçues par ledit second circuit intégré (172) sont identiques et appliquées au même moment auxdits premier et second circuits intégrés.

3. Appareil selon la revendication 1, caractérisé en ce que lesdits premier et second circuits intégrés (171, 172) sont montés respectivement sur une première couche isolante (161) et une seconde couche isolante (162), lesdites première et seconde couches isolantes fixées respectivement sur les bords latéraux dudit panneau d'affichage (10), qui sont placés à distance dans la première direction, des conducteurs (P1, P3, ... Pn-1) d'un premier jeu sont disposés sur

ladite première couche isolante et relie ledit premier circuit intégré auxdites électrodes de colonne numérotées impaires (111, 113 à 11n-1), et des conducteurs (P2, P4 à Pn) d'un second jeu sont disposés sur ladite seconde couche isolante et relie ledit second circuit intégré auxdites électrodes de colonne numérotées impaires (112, 114 à 11n).

4. Appareil selon la revendication 1, caractérisé en ce que ledit premier circuit intégré (171) comprend un dispositif de sélection (33, 34) pour sélectionner les éléments de données de pixel numérotés impairs à partir des données d'affichage, et un dispositif de distribution de signal de commande de pixel (36) pour distribuer séquentiellement les éléments de données de pixel numérotés impairs par le dispositif de sélection, auxdites électrodes de colonne numérotées impaires (111, 113 à 11n-1) comme des signaux de commande de pixels. 10
5. Appareil selon la revendication 1, caractérisé en ce que ledit second circuit intégré (172) comprend un dispositif de sélection (33, 34) pour sélectionner les éléments de données de pixel numérotés pairs à partir des données d'affichage, et un dispositif de distribution de signal de commande de pixel (36) pour distribuer séquentiellement les éléments de données de pixel numérotés pairs par le dispositif de sélection, auxdites électrodes de colonne numérotées paires (122, 124 à 12n) comme des signaux de commande de pixels. 25
6. Appareil selon la revendication 4 ou 5, caractérisé en ce que ledit dispositif de sélection de signal de commande de pixel comprend un circuit d'interface (33) pour sélectionner soit les éléments de données de pixel numérotés impairs soit les éléments de données de pixel numérotés pairs, et un dispositif de mémoire (30) pour stocker séquentiellement la sortie d'éléments de données de pixel du circuit d'interface, à des positions d'adresse correspondant aux positions desdites électrodes de colonne numérotées impaires ou desdites électrodes de colonne numérotées paires. 45
7. Appareil selon la revendication 6, caractérisé en ce que ledit circuit d'interface (33) comprend un générateur de signal d'adresse (49) pour générer des signaux d'adresse correspondant soit aux éléments de données de pixel numérotés impairs soit aux éléments de données de pixel numérotés pairs, et un compteur d'adresse (32) pour fournir des données d'adresse audit dispositif de mémoire (30) selon les signaux 50

d'adresse générés par le générateur de signaux d'adresse.

8. Appareil selon la revendication 6, comprenant en outre un dispositif de verrouillage de données (41) pour verrouiller simultanément les éléments de données de pixel correspondant soit auxdites électrodes de colonne numérotées impaires soit auxdites électrodes de colonne numérotées paires, et pour fournir simultanément les éléments de données de pixel auxdites électrodes de colonne numérotées impaires (111, 113, à 11n-1) ou auxdites électrodes de colonne numérotées paires (112, 114 à 11n). 15
9. Appareil selon la revendication 1, qui comprend en outre un dispositif de mémoire (30), et dans lequel ledit premier circuit intégré (171) comprend un circuit de verrouillage (41) pour verrouiller des données d'affichage se composant de bits correspondant auxdits pixels, un nombre de circuits ET à deux entrées (460 à 467) pour recevoir respectivement, les bits sur une entrée, des signaux de porte sont appliqués aux autres entrées des circuits numérotés impairs desdits circuits ET à deux entrées, de sorte que les bits de circuits ET numérotés impairs, et les bits fournis par le circuit ET numéroté impair sont écrits comme des données d'affichage dans ledit dispositif de mémoire. 20
10. Appareil selon la revendication 1, qui comprend en outre un dispositif de mémoire (30), et dans lequel ledit second circuit intégré (172) comprend un circuit de verrouillage (460 à 467) pour verrouiller des données d'affichage se composant de bits correspondant auxdits pixels, un nombre de circuits ET à deux entrées pour recevoir respectivement les bits, sur une entrée, des signaux de porte sont appliqués aux autres entrées de celles numérotés pairs desdits circuits ET à deux entrées, de sorte que les bits de sortie des circuits ET numérotés pairs, et les bits fournis par le circuit ET numéroté pair sont écrits comme des données d'affichage dans ledit dispositif de mémoire. 35
11. Appareil selon la revendication 1, caractérisé en ce que l'un ou l'autre des circuits intégrés (171, 172) comprend un registre à décalage (50) pour recevoir séquentiellement des éléments de données de pixel correspondant auxdites électrodes de colonne, (111 à 11n) et un dispositif de commande (51) pour sélectionner celles numérotées impaires ou numérotées paires des impulsions d'horloge de décalage correspondant auxdits éléments de données de pixel et pour fournir les impulsions d'horloge de décalage 40

sélectionnées audit registre à décalage, de sorte que les éléments de données de pixel stockés en chiffres numérotés impairs ou numérotés pairs dudit registre sont extraits simultanément et distribués aux électrodes de colonne numérotées impaires ou aux électrodes de colonne numérotées paires.

5

12. Appareil selon la revendication 11, caractérisé en ce que ledit dispositif de commande (51) a un dispositif de division de fréquence (551) pour diviser en fréquence des impulsions d'horloge de décalage synchrones avec lesdits éléments de données de pixel, générant ainsi des impulsions, et un groupe de circuits de porte pour recevoir les impulsions générées par ledit dispositif de division en fréquence et pour fournir des impulsions d'horloge de décalage correspondant aux pixels numérotés impairs et aussi des impulsions d'horloge de décalage correspondant aux pixels numérotés pairs, selon un signal de sélection impair/pair.

10

15

20

13. Appareil selon la revendication 1, caractérisé en ce que ledit panneau d'affichage (10) est un panneau d'affichage à cristaux liquides.

25

30

35

40

45

50

55




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9